As an inventor named below or	on ar	re that:	
SEMICONDUCTOR MEMORY BY	aret sole inventor (if only one name is listed to claimed and for which a patent is sought on the APPLYING A STRESSING VOLTAGE SIMUI	celow) or an ou l, first and joint inventor (if plura invention entitled DEVICE AND METHOD FOR M LTANEOUSLY TO COMPLEMENTARY AND TRI	ABOR
the specification of which (check one	·):		, C DI
m is attached hereto.	•		
D was filed onss	United States application serial noa	nd was amended on	
D was filed onas	PCT international application noan	d was amended under PCT Article 19 on	_•
I hereby state that I have reviewed referred to above.	and understand the contents of the above-identifi	ied specification, including the claims, as amended by	any a
l acknowledge the duty to disclose matter claimed in this application, as	to the U.S. Patent and Trademark Office all info 'materiality' is defined in Title 37, Code of Fede	rmation known to me to be material to the patentabilists Regulations § 1.56.	ity of t
certificate or § 365(a) of any PCT inter- attached continuation page and have als	rnational application(s) designating at least one co to identified below and on any attached continuat signating at least one country other than the Unit	-(d) or § 365(b) of any foreign application(s) for pate ountry other than the United States of America listed ion page any foreign application for patent or inventor ted States of America having a filing date before that	below
Prior foreign/PCT application(s):			
		Pri	iority (
(number)	(country)	(day/month/year (iled)	CS
(number)	(country)	(day/month/year filed)	C.
the duly to disclose to the U.S. Patent an	d Frademark Office all information known to m	irst paragraph of Title 35, United States Code, § 112 e to be material to patentability as defined in Title 37 ion and the national or PCT international filing date (  (status - pending, patented or abandor)	7, Code of this
(application serial no.)	(filing date)	(status - pending, patented or abandon	ied)
I hereby claim the benefit under Title 3.	5, United States Code, § 119(e) of any United S	states provisional application(s) listed below:	
(provisional application no.)	(filing date)		
(provisional application no.)	(filing date)	·	
(provisional application no.)	(filing date)		
		to transact all business in the Patent and Trademark	06
connected therewith:			Опкс
David V. Trask, Reg. No. 22,012 Laurence B. Bond, Reg. No. 30,549 Allen C. Turner, Reg. No. 33,041 Keith L. Hargrove, Reg. No. 34,836	William S. Britt, Reg. No. 20,969 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Robert G. Winkle, Reg. No. 37,474	Thomas J. Rossa, Reg. No. 26,799 James R. Duzan, Reg. No. 28,393 Julie K. Morriss, Reg. No. 33,263 Patrick McBride, Reg. No. 39,295	
Edgar R. Cataxinos, Reg. No. 39,931 Michael L. Lynch, Reg. No. 30,871	Brick G. Power, Reg. No. 38,581 Lia M. Pappas, Reg. No. 34,095	Kenneth E. Horton, Reg. No. 39,481	
TR P.C	nes R. Duzan, telephone no. (801) 532-1922. tASK, BRITT & ROSSA D. BOX 2550 It Lake City, Utah 84110		
inic: and further that these statements were in	isue with the knowledge that willful laise state	all statements made on information and belief are be ments and the like so made are punishable by fine or statements may jeopardize the validity of the applic	- :
Full name of sole inventor: Danial S. Dean Inventor's signature	OND	Date 2/16/98	
Residence: Meridian, Idaho			
Citizenship: USA Post Office Address: 3429 East Eisenhower I	Drive, Meridian, ID 83642		